
COMMERCIALTEMPERATURERANGE
IDTCV133
PROGRAMMABLEFLEXPCCLOCKFORP4PROCESSOR
11
BYTE 21(1,2)
Bit
Output(s) Affected
Description / Function
0
1
Type
Power On
0
LVDS
RW
0
1
SRC2
Controlled by CLKREQA#. When CLKREQA#
Not Controlled
Controlled
RW
0
2
SRC4
is HIGH, output is Hi-Z
RW
1
3
Reserved
RW
0
4
SRC1
RW
0
5
SRC3
Controlled by CLKREQB#. When CLKREQB#
Not Controlled
Controlled
RW
0
6
SRC5
is HIGH, output is Hi-Z
RW
1
7
Reserved
RW
0
NOTES:
1. When SRCCLK outputs controlled by CLKREQA# and CLKREQB# are enabled, clock output behavior will follow SMBus control bits (per CK410 spec).
2. Assertion/de-assertion time of CLKREQ# pins will match PCI_STOP# timing of the CK410 spec. This is 15ns from the assertion/de-assertion of CLKREQ# to the drive/tie-state
of the respective SRCCLK output.
BYTES 19 - 20 ARE NOT TO BE USED